



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

**\*BIBDATASHEET\***

Bib Data Sheet

**CONFIRMATION NO. 591**

|                             |                                       |              |                        |                                   |
|-----------------------------|---------------------------------------|--------------|------------------------|-----------------------------------|
| SERIAL NUMBER<br>09/874,239 | FILING DATE<br>06/06/2001<br><br>RULE | CLASS<br>711 | GROUP ART UNIT<br>2188 | ATTORNEY DCKE<br>NO.<br>57454-132 |
|-----------------------------|---------------------------------------|--------------|------------------------|-----------------------------------|

**APPLICANTS**

Akira Yamada, Hyogo, JAPAN;

**\*\* CONTINUING DATA \*\*\*\*\*****\*\* FOREIGN APPLICATIONS \*\*\*\*\***

JAPAN 2000-223593(P) 07/25/2000

**IF REQUIRED, FOREIGN FILING LICENSE GRANTED****\*\* 08/06/2001**

|   |   |                                  |                             |                           |                               |
|---|---|----------------------------------|-----------------------------|---------------------------|-------------------------------|
| Foreign Priority claimed<br>35 USC 119 (a-d) conditions met | <input type="checkbox"/> yes <input type="checkbox"/> no<br><input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance | STATE OR<br><br>COUNTRY<br>JAPAN | SHEETS<br><br>DRAWING<br>15 | TOTAL<br><br>CLAIMS<br>20 | INDEPENDEN<br><br>CLAIMS<br>3 |
| Verified and<br>Acknowledged                                | Examiner's Signature _____<br>Initials _____  |                                  |                             |                           |                               |

**ADDRESS**McDERMOTT, WILL & EMERY  
600 13th Street, N.W.Washington , DC  
20005-3096**TITLE**

Synchronous signal producing circuit for controlling a data ready signal indicative of end of access to a shared memory and thereby controlling synchronization between processor and coprocessor

|                                   |   |   |
|-----------------------------------|---|---|
| FILING FEE<br><br>RECEIVED<br>710 | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><input type="checkbox"/> 1.16 Fees ( Filing )<br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><input type="checkbox"/> 1.18 Fees ( Issue )<br><input type="checkbox"/> Other _____<br><input type="checkbox"/> Credit |
|-----------------------------------|---|---|